5636aff5b1
- target/i386: csv: Support inject secret for CSV3 guest only if the extension is enabled
- target/i386: csv: Support load kernel hashes for CSV3 guest only if the extension is enabled
- target/i386: csv: Request to set private memory of CSV3 guest if the extension is enabled
- target/i386: kvm: Support to get and enable extensions for Hygon CoCo guest
- qapi/qom,target/i386: csv-guest: Introduce secret-header-file=str and secret-file=str options
- bakcend: VirtCCA:resolve hugepage memory waste issue in vhost-user scenario
- parallels: fix ext_off assertion failure due to overflow
- backends/cryptodev-vhost-user: Fix local_error leaks
- hw/usb/hcd-ehci: Fix debug printf format string
- target/riscv/vector_helper.c: fix 'vmvr_v' memcpy endianess
- target/riscv/vector_helper.c: optimize loops in ldst helpers
- target/riscv/vector_helper.c: set vstart = 0 in GEN_VEXT_VSLIDEUP_VX()
- target/hexagon: don't look for static glib
- virtio-net: Fix network stall at the host side waiting for kick
- Add if condition to avoid assertion failed error in blockdev_init
- target/arm: Use float_status copy in sme_fmopa_s
- target/arm: take HSTR traps of cp15 accesses to EL2, not EL1
- target/arm: Reinstate "vfp" property on AArch32 CPUs
- target/i386/cpu: Fix notes for CPU models
- target/arm: LDAPR should honour SCTLR_ELx.nAA
- target/riscv: Avoid bad shift in riscv_cpu_do_interrupt()
- hvf: remove unused but set variable
- hw/misc/nrf51_rng: Don't use BIT_MASK() when we mean BIT()
- Avoid taking address of out-of-bounds array index
- target/arm: Fix VCMLA Dd, Dn, Dm[idx]
- target/arm: Fix UMOPA/UMOPS of 16-bit values
- target/arm: Fix SVE/SME gross MTE suppression checks
- target/arm: Fix nregs computation in do_{ld,st}_zpa
- crypto: fix error check on gcry_md_open
- Change vmstate_cpuhp_sts vmstateDescription version_id
- hw/pci: Remove unused pci_irq_pulse() method
- hw/intc: Don't clear pending bits on IRQ lowering
- target/arm: Drop user-only special case in sve_stN_r
- migration: Ensure vmstate_save() sets errp
- target/i386: fix hang when using slow path for ptw_setl
- contrib/plugins: add compat for g_memdup2
- hw/audio/hda: fix memory leak on audio setup
- crypto: perform runtime check for hash/hmac support in gcrypt
- target/arm: Fix incorrect aa64_tidcp1 feature check
- target/arm: fix exception syndrome for AArch32 bkpt insn
- target/arm: Don't get MDCR_EL2 in pmu_counter_enabled() before checking ARM_FEATURE_PMU
- linux-user: Print tid not pid with strace
- target/arm: Fix A64 scalar SQSHRN and SQRSHRN
- target/arm: Don't assert for 128-bit tile accesses when SVL is 128
- hw/timer/exynos4210_mct: fix possible int overflow
- target/arm: Avoid shifts by -1 in tszimm_shr() and tszimm_shl()
- hw/audio/virtio-snd: Always use little endian audio format
- target/riscv: Fix vcompress with rvv_ta_all_1s
- usb-hub: Fix handling port power control messages
Signed-off-by: Jiabo Feng <fengjiabo1@huawei.com>
(cherry picked from commit d4a20b24ff377fd07fcbf2b72eecaf07a3ac4cc0)
50 lines
1.7 KiB
Diff
50 lines
1.7 KiB
Diff
From 1c6b234766bae8c2b518cfd882e8907b831d8d03 Mon Sep 17 00:00:00 2001
|
|
From: gubin <gubin_yewu@cmss.chinamobile.com>
|
|
Date: Sat, 11 Jan 2025 11:10:29 +0800
|
|
Subject: [PATCH] target/riscv/vector_helper.c: fix 'vmvr_v' memcpy endianess
|
|
|
|
cherry-pick from 768e7b329c0be22035da077fe76221dd0a47103b
|
|
|
|
vmvr_v isn't handling the case where the host might be big endian and
|
|
the bytes to be copied aren't sequential.
|
|
|
|
Suggested-by: Richard Henderson <richard.henderson@linaro.org>
|
|
Fixes: f714361ed7 ("target/riscv: rvv-1.0: implement vstart CSR")
|
|
Signed-off-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
|
|
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
|
|
Reviewed-by: LIU Zhiwei <zhiwei_liu@linux.alibaba.com>
|
|
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
|
|
Message-ID: <20240314175704.478276-4-dbarboza@ventanamicro.com>
|
|
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
|
|
Signed-off-by: gubin <gubin_yewu@cmss.chinamobile.com>
|
|
---
|
|
target/riscv/vector_helper.c | 10 +++++++++-
|
|
1 file changed, 9 insertions(+), 1 deletion(-)
|
|
|
|
diff --git a/target/riscv/vector_helper.c b/target/riscv/vector_helper.c
|
|
index 42ffd3a68a..351842f66a 100644
|
|
--- a/target/riscv/vector_helper.c
|
|
+++ b/target/riscv/vector_helper.c
|
|
@@ -5063,9 +5063,17 @@ void HELPER(vmvr_v)(void *vd, void *vs2, CPURISCVState *env, uint32_t desc)
|
|
uint32_t startb = env->vstart * sewb;
|
|
uint32_t i = startb;
|
|
|
|
+ if (HOST_BIG_ENDIAN && i % 8 != 0) {
|
|
+ uint32_t j = ROUND_UP(i, 8);
|
|
+ memcpy((uint8_t *)vd + H1(j - 1),
|
|
+ (uint8_t *)vs2 + H1(j - 1),
|
|
+ j - i);
|
|
+ i = j;
|
|
+ }
|
|
+
|
|
memcpy((uint8_t *)vd + H1(i),
|
|
(uint8_t *)vs2 + H1(i),
|
|
- maxsz - startb);
|
|
+ maxsz - i);
|
|
|
|
env->vstart = 0;
|
|
}
|
|
--
|
|
2.41.0.windows.1
|
|
|