35 lines
1.3 KiB
Diff
35 lines
1.3 KiB
Diff
|
From 87ff72f354301147e35009dabdb8be68e9dfa30c Mon Sep 17 00:00:00 2001
|
||
|
|
From: Richard Henderson <richard.henderson@linaro.org>
|
||
|
|
Date: Tue, 13 Aug 2024 11:42:49 +0100
|
||
|
|
Subject: [PATCH] target/arm: Clear high SVE elements in handle_vec_simd_wshli
|
||
|
|
|
||
|
|
AdvSIMD instructions are supposed to zero bits beyond 128.
|
||
|
|
Affects SSHLL, USHLL, SSHLL2, USHLL2.
|
||
|
|
|
||
|
|
Cc: qemu-stable@nongnu.org
|
||
|
|
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
|
||
|
|
Message-id: 20240717060903.205098-15-richard.henderson@linaro.org
|
||
|
|
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
|
||
|
|
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
|
||
|
|
(cherry picked from commit 8e0c9a9efa21a16190cbac288e414bbf1d80f639)
|
||
|
|
Signed-off-by: zhujun2 <zhujun2_yewu@cmss.chinamobile.com>
|
||
|
|
---
|
||
|
|
target/arm/tcg/translate-a64.c | 1 +
|
||
|
|
1 file changed, 1 insertion(+)
|
||
|
|
|
||
|
|
diff --git a/target/arm/tcg/translate-a64.c b/target/arm/tcg/translate-a64.c
|
||
|
|
index a2e49c39f9..5560a53630 100644
|
||
|
|
--- a/target/arm/tcg/translate-a64.c
|
||
|
|
+++ b/target/arm/tcg/translate-a64.c
|
||
|
|
@@ -10141,6 +10141,7 @@ static void handle_vec_simd_wshli(DisasContext *s, bool is_q, bool is_u,
|
||
|
|
tcg_gen_shli_i64(tcg_rd, tcg_rd, shift);
|
||
|
|
write_vec_element(s, tcg_rd, rd, i, size + 1);
|
||
|
|
}
|
||
|
|
+ clear_vec_high(s, true, rd);
|
||
|
|
}
|
||
|
|
|
||
|
|
/* SHRN/RSHRN - Shift right with narrowing (and potential rounding) */
|
||
|
|
--
|
||
|
|
2.41.0.windows.1
|
||
|
|
|