43 lines
1.6 KiB
Diff
43 lines
1.6 KiB
Diff
|
From 97928027aadb358cdee1a2d0c4152979d867b575 Mon Sep 17 00:00:00 2001
|
||
|
|
From: tangbinzy <tangbin_yewu@cmss.chinamobile.com>
|
||
|
|
Date: Mon, 21 Aug 2023 06:33:49 +0000
|
||
|
|
Subject: [PATCH] hw/rx: rx-gdbsim DTB load address aligned of 16byte.
|
||
|
|
mainline inclusion commit bcc6f33b671d223a1d7b81491d45c58b35ed6e3e category:
|
||
|
|
bugfix
|
||
|
|
MIME-Version: 1.0
|
||
|
|
Content-Type: text/plain; charset=UTF-8
|
||
|
|
Content-Transfer-Encoding: 8bit
|
||
|
|
|
||
|
|
---------------------------------------------------------------
|
||
|
|
|
||
|
|
Linux kernel required alined address of DTB.
|
||
|
|
But missing align in dtb load function.
|
||
|
|
Fixed to load to the correct address.
|
||
|
|
|
||
|
|
Signed-off-by: Yoshinori Sato <ysato@users.sourceforge.jp>
|
||
|
|
Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
|
||
|
|
Message-Id: <20220207132758.84403-1-ysato@users.sourceforge.jp>
|
||
|
|
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
|
||
|
|
|
||
|
|
Signed-off-by: tangbinzy <tangbin_yewu@cmss.chinamobile.com>
|
||
|
|
---
|
||
|
|
hw/rx/rx-gdbsim.c | 2 +-
|
||
|
|
1 file changed, 1 insertion(+), 1 deletion(-)
|
||
|
|
|
||
|
|
diff --git a/hw/rx/rx-gdbsim.c b/hw/rx/rx-gdbsim.c
|
||
|
|
index 75d1fec6ca..887083737b 100644
|
||
|
|
--- a/hw/rx/rx-gdbsim.c
|
||
|
|
+++ b/hw/rx/rx-gdbsim.c
|
||
|
|
@@ -142,7 +142,7 @@ static void rx_gdbsim_init(MachineState *machine)
|
||
|
|
exit(1);
|
||
|
|
}
|
||
|
|
/* DTB is located at the end of SDRAM space. */
|
||
|
|
- dtb_offset = machine->ram_size - dtb_size;
|
||
|
|
+ dtb_offset = ROUND_DOWN(machine->ram_size - dtb_size, 16);
|
||
|
|
rom_add_blob_fixed("dtb", dtb, dtb_size,
|
||
|
|
SDRAM_BASE + dtb_offset);
|
||
|
|
/* Set dtb address to R1 */
|
||
|
|
--
|
||
|
|
2.41.0.windows.1
|
||
|
|
|