Mingzheng Xing
683f3e2182
riscv: Add spacemit k1 support and upgrade
...
- RISC-V kernel upgrade to 6.6.0-85.0.0
- Add spacemit k1 support, include pinctrl, gpio, clk, reset, uart,
dts-bindings and dts
- KVM AIA: Enable HW_ACCL
- RISC-V: Remove unnecessary include from compat.h
Signed-off-by: Mingzheng Xing <xingmingzheng@iscas.ac.cn>
2025-04-05 15:34:27 +08:00
Mingzheng Xing
23076b0ce5
riscv: upgrade to 6.6.0-82.0.0
...
- RISC-V kernel upgrade to 6.6.0-82.0.0
- riscv: Fixed conflict created by commit c7c8e8a76904
- riscv: Enable zstd-compressed firmware support
- riscv: config: Enable AMDKFD driver for ROCm
Signed-off-by: Mingzheng Xing <xingmingzheng@iscas.ac.cn>
2025-03-17 12:40:24 +08:00
Mingzheng Xing
cd1cc54d5e
riscv: upgrade to 6.6.0-73.0.0 and merged AIA backport
...
- riscv kernel upgrade to 6.6.0-73.0.0
- Backport RISC-V AIA driver from mainline linux
- Fix kernel-mode FPU support on riscv
- Add cache info for SG2042 dts
Signed-off-by: Mingzheng Xing <xingmingzheng@iscas.ac.cn>
2025-01-16 21:37:46 +08:00
Mingzheng Xing
c56aa396b3
riscv: upgrade to 6.6.0-64.0.0 and merged more th1520 support
...
- riscv kernel patch upgrade to 6.6.0-64.0.0
- Enable device mapper related configs for RISC-V to fix ISO image booting issue
- Add more th1520 drivers support:
npu-ax3386, vdec, venc, aic8800, g2d, efuse, etnaviv, tdm, spdif, aw87519,
hwspinlock, perf vendor events, iopmp.
- Fixed some compilation errors reported by clang
- Some bugfix commits
Signed-off-by: Mingzheng Xing <xingmingzheng@iscas.ac.cn>
2024-12-20 13:30:15 +08:00
Mingzheng Xing
32fcc300df
riscv: upgrade to 6.6.0-38.0.0 and new support
...
- riscv kernel upgrade to 6.6.0-38.0.0
- bugfix for sg2042 accessing kernel page tables
- revert sg2042 high memory
- revert sg2042 kexec image
- add support th1520 modules:
pinctrl, eMMC, gpio, usb, pwm, ethernet, th1520 perf, ADC, clock,
mailbox, reset, qspi, pvt, gpio, dma, mmc, cpufreq, rtc, dwmac,
light-event, rpmsg, i2c, i2s, light-aon, light-aon-pd, codec, gpu.
Signed-off-by: Mingzheng Xing <xingmingzheng@iscas.ac.cn>
2024-08-17 20:28:29 +08:00
Mingzheng Xing
bb4da11934
riscv: update to 6.6.0-29.0.0
...
riscv-kernel patch update to 6.6.0-29.0.0
Fix QEMU UEFI boot panic.
Deal with riscv th1520 SoC dtb search path.
Signed-off-by: Mingzheng Xing <xingmingzheng@iscas.ac.cn>
2024-06-07 14:47:59 +08:00
Mingzheng Xing
7ad266690d
riscv: update to 6.6.0-28.0.0
...
Rebase riscv-kernel patch to 6.6.0-28.0.0, and fixed a merge conflicts from
the commit f1e873348141 ("LoongArch: limit min pci msi-x/msi vector number
when request more than 32 vectors")
Signed-off-by: Mingzheng Xing <xingmingzheng@iscas.ac.cn>
2024-05-26 20:10:47 +08:00
Mingzheng Xing
03ec49e6b9
riscv: Update riscv-kernel patch
...
Rebase 6.6.0-27.0.0
For sg2042, the following features have been added:
- SPI Flash driver
- kexec file raw image
- HIGHMEM
Build and boot testing passed.
Signed-off-by: Mingzheng Xing <xingmingzheng@iscas.ac.cn>
2024-05-24 16:36:47 +08:00
Mingzheng Xing
b04eeb3465
riscv: Add riscv-kernel patch
...
riscv-kernel[1] is to add support for multiple RISC-V SoCs on the basis of
OLK-6.6 and enrich the openEuler riscv ecosystem.
Currently, riscv-kernel has added support for sg2042[2] and th1520.
After applying this patch, we can build the same kernel to start openEuler
on qemu, sg2042, and th1520 platforms.
Build and boot testing passed on qemu, Milk-V Pioneer[3] and Lpi4a[4].
Link: https://gitee.com/openeuler/riscv-kernel/tree/OLK-6.6 [1]
Link: https://www.sophgo.com/product/introduce/sg2042.html [2]
Link: https://milkv.io/zh/pioneer [3]
Link: https://sipeed.com/licheepi4a [4]
Signed-off-by: Mingzheng Xing <xingmingzheng@iscas.ac.cn>
2024-05-11 11:08:29 +08:00
