38 lines
2.4 KiB
Diff
38 lines
2.4 KiB
Diff
From cc2e417aea496d0bb32dbe7685ef435f9954dcd6 Mon Sep 17 00:00:00 2001
|
|
From: maqi <maqi@uniontech.com>
|
|
Date: Tue, 12 Nov 2024 13:56:01 +0800
|
|
Subject: [PATCH] add sw64 support
|
|
|
|
---
|
|
gst/gstconfig.h.in | 2 +-
|
|
meson.build | 1 +
|
|
2 files changed, 2 insertions(+), 1 deletion(-)
|
|
|
|
diff --git a/gst/gstconfig.h.in b/gst/gstconfig.h.in
|
|
index df35b23..2a92065 100644
|
|
--- a/gst/gstconfig.h.in
|
|
+++ b/gst/gstconfig.h.in
|
|
@@ -124,7 +124,7 @@
|
|
* http://docs.oracle.com/cd/E19205-01/820-4155/c++_faq.html#Vers6
|
|
* https://software.intel.com/en-us/node/583402
|
|
*/
|
|
-#if defined(__alpha__) || defined(__arc__) || defined(__arm__) || defined(__aarch64__) || defined(__bfin) || defined(__hppa__) || defined(__nios2__) || defined(__MICROBLAZE__) || defined(__mips__) || defined(__or1k__) || defined(__sh__) || defined(__SH4__) || defined(__sparc__) || defined(__sparc) || defined(__ia64__) || defined(_M_ALPHA) || defined(_M_ARM) || defined(_M_ARM64) || defined(_M_IA64) || defined(__xtensa__) || defined(__e2k__) || defined(__riscv) || defined(__ARC64__) || defined(__loongarch__)
|
|
+#if defined(__alpha__) || defined(__arc__) || defined(__arm__) || defined(__aarch64__) || defined(__bfin) || defined(__hppa__) || defined(__nios2__) || defined(__MICROBLAZE__) || defined(__mips__) || defined(__or1k__) || defined(__sh__) || defined(__SH4__) || defined(__sparc__) || defined(__sparc) || defined(__ia64__) || defined(_M_ALPHA) || defined(_M_ARM) || defined(_M_ARM64) || defined(_M_IA64) || defined(__xtensa__) || defined(__e2k__) || defined(__riscv) || defined(__ARC64__) || defined(__loongarch__) || defined(__sw_64__)
|
|
# define GST_HAVE_UNALIGNED_ACCESS 0
|
|
#elif defined(__i386__) || defined(__i386) || defined(__amd64__) || defined(__amd64) || defined(__x86_64__) || defined(__ppc__) || defined(__ppc64__) || defined(__powerpc__) || defined(__powerpc64__) || defined(__m68k__) || defined(_M_IX86) || defined(_M_AMD64) || defined(_M_X64) || defined(__s390__) || defined(__s390x__) || defined(__zarch__)
|
|
# define GST_HAVE_UNALIGNED_ACCESS 1
|
|
diff --git a/meson.build b/meson.build
|
|
index f53cc11..e9efab5 100644
|
|
--- a/meson.build
|
|
+++ b/meson.build
|
|
@@ -195,6 +195,7 @@ host_defines = [
|
|
[ 'powerpc', 'HAVE_CPU_PPC' ],
|
|
[ 'powerpc64', 'HAVE_CPU_PPC64' ],
|
|
[ 'alpha', 'HAVE_CPU_ALPHA' ],
|
|
+ [ 'sw_64', 'HAVE_CPU_SW_64' ],
|
|
[ 'sparc', 'HAVE_CPU_SPARC' ],
|
|
[ 'ia64', 'HAVE_CPU_IA64' ],
|
|
[ 'hppa', 'HAVE_CPU_HPPA' ],
|
|
--
|
|
2.33.0
|