openeuler-ci-bot e1fb11784d

!143 [sync] PR-136: Enable Intel AVX512_FP16 instructions ...

From: @openeuler-sync-bot 
Reviewed-by: @eastb233 
Signed-off-by: @eastb233

2022-09-07 01:25:27 +00:00

0001-x86-Add-int1-as-one-byte-opcode-0xf1.patch

Enable Intel AVX512_FP16 instructions

2022-09-05 11:14:32 +08:00

0002-x86-drop-OP_Mask.patch

Enable Intel AVX512_FP16 instructions

2022-09-05 11:14:32 +08:00

0003-x86-correct-VCVT-U-SI2SD-rounding-mode-handling.patch

Enable Intel AVX512_FP16 instructions

2022-09-05 11:14:32 +08:00

0004-x86-64-generalize-OP_G-s-EVEX.R-handling.patch

Enable Intel AVX512_FP16 instructions

2022-09-05 11:14:32 +08:00

0005-x86-64-properly-bounds-check-bnd-N-in-OP_G.patch

Enable Intel AVX512_FP16 instructions

2022-09-05 11:14:32 +08:00

0006-x86-fold-duplicate-register-printing-code.patch

Enable Intel AVX512_FP16 instructions

2022-09-05 11:14:32 +08:00

0007-x86-fold-duplicate-code-in-MOVSXD_Fixup.patch

Enable Intel AVX512_FP16 instructions

2022-09-05 11:14:32 +08:00

0008-x86-correct-EVEX.V-handling-outside-of-64-bit-mode.patch

Enable Intel AVX512_FP16 instructions

2022-09-05 11:14:32 +08:00

0009-x86-drop-vex_mode-and-vex_scalar_mode.patch

Enable Intel AVX512_FP16 instructions

2022-09-05 11:14:32 +08:00

0010-x86-fold-duplicate-vector-register-printing-code.patch

Enable Intel AVX512_FP16 instructions

2022-09-05 11:14:32 +08:00

0011-x86-drop-xmm_m-b-w-d-q-_mode.patch

Enable Intel AVX512_FP16 instructions

2022-09-05 11:14:32 +08:00

0012-x86-drop-vex_scalar_w_dq_mode.patch

Enable Intel AVX512_FP16 instructions

2022-09-05 11:14:32 +08:00

0013-x86-drop-dq-b-d-_mode.patch

Enable Intel AVX512_FP16 instructions

2022-09-05 11:14:32 +08:00

0014-x86-express-unduly-set-rounding-control-bits-in-disa.patch

Enable Intel AVX512_FP16 instructions

2022-09-05 11:14:32 +08:00

0015-x86-Simplify-check-for-distinct-TMM-register-operand.patch

Enable Intel AVX512_FP16 instructions

2022-09-05 11:14:32 +08:00

0016-PATCH-1-2-Enable-Intel-AVX512_FP16-instructions.patch

Enable Intel AVX512_FP16 instructions

2022-09-05 11:14:32 +08:00

0017-PATCH-2-2-Add-tests-for-Intel-AVX512_FP16-instructio.patch

Enable Intel AVX512_FP16 instructions

2022-09-05 11:14:32 +08:00

0018-x86-ELF-fix-.tfloat-output.patch

Enable Intel AVX512_FP16 instructions

2022-09-05 11:14:32 +08:00

0019-x86-ELF-fix-.ds.x-output.patch

Enable Intel AVX512_FP16 instructions

2022-09-05 11:14:32 +08:00

0020-x86-ELF-fix-.tfloat-output-with-hex-input.patch

Enable Intel AVX512_FP16 instructions

2022-09-05 11:14:32 +08:00

0021-x86-introduce-.hfloat-directive.patch

Enable Intel AVX512_FP16 instructions

2022-09-05 11:14:32 +08:00

0022-x86-Avoid-abort-on-invalid-broadcast.patch

Enable Intel AVX512_FP16 instructions

2022-09-05 11:14:32 +08:00

0023-x86-Put-back-3-aborts-in-OP_E_memory.patch

Enable Intel AVX512_FP16 instructions

2022-09-05 11:14:32 +08:00

0024-x86-Print-bad-on-invalid-broadcast-in-OP_E_memory.patch

Enable Intel AVX512_FP16 instructions

2022-09-05 11:14:32 +08:00

0025-x86-Terminate-mnemonicendp-in-swap_operand.patch

Enable Intel AVX512_FP16 instructions

2022-09-05 11:14:32 +08:00

0026-opcodes-Make-i386-dis.c-thread-safe.patch

Enable Intel AVX512_FP16 instructions

2022-09-05 11:14:32 +08:00

0027-x86-reduce-AVX512-FP16-set-of-insns-decoded-through-.patch

Enable Intel AVX512_FP16 instructions

2022-09-05 11:14:32 +08:00

0028-x86-reduce-AVX512-FP-set-of-insns-decoded-through-ve.patch

Enable Intel AVX512_FP16 instructions

2022-09-05 11:14:32 +08:00

0029-x86-consistently-use-scalar_mode-for-AVX512-FP16-sca.patch

Enable Intel AVX512_FP16 instructions

2022-09-05 11:14:32 +08:00

backport-0001-CVE-2021-42574.patch

[Sync] Synchronize commits from openEuler-22.03-LTS

2022-04-15 10:31:01 +08:00

backport-0001-PR28391-strip-objcopy-preserve-dates-.a-cannot-set-t.patch

Fix preserve-dates: cannot set time

2022-07-15 05:03:03 +08:00

backport-0002-CVE-2021-42574.patch

[Sync] Synchronize commits from openEuler-22.03-LTS

2022-04-15 10:31:01 +08:00

backport-0003-CVE-2021-42574.patch

update to 2.37 and fix CVE-2021-42574

2022-01-20 11:45:20 +08:00

backport-CVE-2021-45078.patch

update to 2.37 and fix CVE-2021-42574

2022-01-20 11:45:20 +08:00

bfd-Close-the-file-descriptor-if-there-is-no-archive.patch

[Sync] Synchronize commits from openEuler-22.03-LTS

2022-04-15 10:31:01 +08:00

binutils-2.20.51.0.2-libtool-lib64.patch

Package init

2019-09-30 10:32:27 -04:00

binutils-2.22.52.0.4-no-config-h-check.patch

Package init

2019-09-30 10:32:27 -04:00

binutils-2.27-aarch64-ifunc.patch

Package init

2019-09-30 10:32:27 -04:00

binutils-2.37.tar.xz

update to 2.37 and fix CVE-2021-42574

2022-01-20 11:45:20 +08:00

binutils-AArch64-EFI.patch

Add support for the EFI format to the AArch64 target

2022-06-29 07:38:39 +08:00

binutils.spec

Enable Intel AVX512_FP16 instructions

2022-09-05 11:14:32 +08:00

binutils.yaml

modify yaml file

2020-08-11 11:05:09 +08:00

CVE-2019-1010204.patch

Package init

2019-12-25 15:42:36 +08:00

export-demangle.h-in-devel-package.patch

update to 2.37 and fix CVE-2021-42574

2022-01-20 11:45:20 +08:00

Fix-a-potential-use-of-an-uninitialised-value-in-the.patch

Fix a potential use-of-an-uninitialised-value in the print_insn_ns32k of fuzz_disassemble

2020-09-18 18:38:12 +08:00

Description

No description provided

154 MiB

Languages

sed 100%